[Dspforum] CIPR question

[O'Connor, Sean R.]

Setting the OPT registers for ping and pong to 0x20320002 and 0x20310002 should set CIPR to 2 and 1 when the transfers have completed, I think.  CIPR is actually getting set to 6 and 4 respectively, and if I use 6 and 4 as my masks things seem to operate as expected (at least ping and pong get updated and waitfordma() does not hang).  To my knowledge the OPT register is the only register that can effect the CIPR... so this discrepancy is confusing to me.  Any thoughts?

Thanks,
Sean

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://echelonembedded.com/pipermail/dspforum_echelonembedded.com/attachments/20091103/3d499180/attachment-0001.html>